

**AFRL-PR-WP-TP-2007-216**

**A COMPARISON OF HIGH  
TEMPERATURE PERFORMANCE  
OF SiC DMOSFETs AND JFETs  
(PREPRINT)**



**Sei-Hyung Ryu, Sumi Krishnaswami, Brett Hull, Bradley Heath,  
Fatima Husna, James Richmond, Anant Agarwal, John Palmour,  
and James Scofield**

**AUGUST 2006**

**Approved for public release; distribution unlimited.**

**STINFO COPY**

**The U.S. Government is joint author of the work and has the right to use, modify,  
reproduce, release, perform, display, or disclose the work.**

**PROPULSION DIRECTORATE  
AIR FORCE MATERIEL COMMAND  
AIR FORCE RESEARCH LABORATORY  
WRIGHT-PATTERSON AIR FORCE BASE, OH 45433-7251**

REPORT DOCUMENTATION PAGE				Form Approved OMB No. 0704-0188	
<p>The public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Department of Defense, Washington Headquarters Services, Directorate for Information Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number. <b>PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS.</b></p>					
1. REPORT DATE (DD-MM-YY) August 2006		2. REPORT TYPE Conference Paper Preprint		3. DATES COVERED (From - To) 02/20/2006 – 05/31/2006	
4. TITLE AND SUBTITLE A COMPARISON OF HIGH TEMPERATURE PERFORMANCE OF SiC DMOSFETs AND JFETs (PREPRINT)				5a. CONTRACT NUMBER FA8650-04-2-2410	
				5b. GRANT NUMBER	
				5c. PROGRAM ELEMENT NUMBER 62203F	
6. AUTHOR(S) Sei-Hyung Ryu, Sumi Krishnaswami, Brett Hull, Bradley Heath, Fatima Husna, James Richmond, Anant Agarwal, and John Palmour (Cree Research, Inc.) Jim Scofield (AFRL/PRPE)				5d. PROJECT NUMBER 3145	
				5e. TASK NUMBER 13	
				5f. WORK UNIT NUMBER 0M	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Cree Research, Inc.   Electrical Technology and Plasma Physics Branch (AFRL/PRPE) 4600 Silicon Drive   Power Division Durham, NC 27703   Propulsion Directorate Air Force Research Laboratory, Air Force Materiel Command Wright-Patterson Air Force Base, OH 45433-7251				8. PERFORMING ORGANIZATION REPORT NUMBER	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) Propulsion Directorate Air Force Research Laboratory Air Force Materiel Command Wright-Patterson AFB, OH 45433-7251				10. SPONSORING/MONITORING AGENCY ACRONYM(S) AFRL-PR-WP	
				11. SPONSORING/MONITORING AGENCY REPORT NUMBER(S) AFRL-PR-WP-TP-2007-216	
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution unlimited.					
13. SUPPLEMENTARY NOTES Proceedings of the European Conference on Silicon Carbide and Related Materials. The U.S. Government is joint author of the work and has the right to use, modify, reproduce, release, perform, display, or disclose the work. PAO Case Number: AFRL/WS 06-2005; Date cleared: 23 Aug 2006. This paper has color content.					
14. ABSTRACT High temperature characteristics of 4H-SiC power JFETs and DMOSFETs are presented in this paper. Both devices are based on pn junctions in 4H-SiC, and are capable of 300 °C operation. The 4H-SiC JFET showed very predictable, well understood temperature dependent characteristics, because current conduction depends on the drift of electrons in the bulk region, which is not restricted by traps in the MOS interface or pn junctions. However, in a 4H-SiC DMOSFET, electrons must flow through the MOS inversion layer with very high interface state density. At high temperatures, transconductance of the device improves and threshold voltage shifts negative because less electrons are trapped in the interface states, resulting in a much lower MOS channel resistance. This cancels out the increase in drift layer resistance, and as a result, a temperature insensitive on-resistance can be demonstrated. Performances of the two devices are compared, and a discussion of issues for high temperature applications is presented.					
15. SUBJECT TERMS High temperature, High voltage, MOSFET, JFET, SiC					
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT: SAR	18. NUMBER OF PAGES 10	19a. NAME OF RESPONSIBLE PERSON (Monitor) James D. Scofield, Ph.D. 19b. TELEPHONE NUMBER (Include Area Code) N/A
a. REPORT Unclassified	b. ABSTRACT Unclassified	c. THIS PAGE Unclassified			

22 AUG 2006

FOR PUBLIC RELEASE

## A Comparison of High Temperature Performance of SiC DMOSFETs and JFETs

Sei-Hyung Ryu<sup>a</sup>, Sumi Krishnaswami<sup>a</sup>, Brett Hull<sup>a</sup>, Bradley Heath<sup>a</sup>,  
Fatima Husna<sup>a</sup>, James Richmond<sup>a</sup>, Anant Agarwal<sup>a</sup>,  
John Palmour<sup>a</sup>, and James Scofield<sup>b</sup>

<sup>a</sup>Cree, Inc., 4600 Silicon Dr., Durham, NC 27703 USA

sei-hyung\_ryu@cree.com, (919) 313-5541, Fax: (919) 313-5696

<sup>b</sup>Air Force Research Laboratory, Wright-Patterson Air Force Base, OH 45433

**Keywords:** High temperature, High voltage, MOSFET, JFET.

**Abstract.** High temperature characteristics of 4H-SiC power JFETs and DMOSFETs are presented in this paper. Both devices are based on pn junctions in 4H-SiC, and are capable of 300°C operation. The 4H-SiC JFET showed very predictable, well understood temperature dependent characteristics, because current conduction depends on the drift of electrons in the bulk region, which is not restricted by traps in the MOS interface or pn junctions. However, in a 4H-SiC DMOSFET, electrons must flow through the MOS inversion layer with very high interface state density. At high temperatures, transconductance of the device improves and threshold voltage shifts negative because less electrons are trapped in the interface states, resulting in a much lower MOS channel resistance. This cancels out the increase in drift layer resistance, and as a result, a temperature insensitive on-resistance can be demonstrated. Performances of the two devices are compared, and a discussion of issues for high temperature applications is presented.

### Introduction

Silicon Carbide is a very attractive material for high temperature devices. Due to its wide bandgap, the carrier generation in silicon carbide is negligible for temperatures up to 300°C, which results in a very small leakage current in a reverse biased pn junction. Therefore, junction isolation is sufficient for high temperature operations of silicon carbide electronic devices, while dielectric isolation must be used in high temperature silicon devices. This is a significant advantage for silicon carbide because several high voltage power device structures, most of which are vertical devices based on the PiN structure, can be developed for high temperature applications, where only SOI based lateral device structures are available in silicon.

4H-SiC power MOSFETs have attracted a lot of attention because it offers normally-off operations and high impedance gate, which is much easier to control. However, operating temperature of a 4H-SiC power MOSFET is limited to 200°C due to poor reliability of the gate oxide at elevated temperatures. In addition, the specific on-resistance values of the 4H-SiC MOSFETs are relatively high due to extremely low MOS channel mobility. On the other hand, the operation of a 4H-SiC JFET does not depend on gate dielectric. Hence, the operating temperature of a 4H-SiC JFET can be much higher than that of a 4H-SiC MOSFET. In addition, transconductance values in 4H-SiC JFETs are much higher than those in 4H-SiC MOSFETs. Therefore, the JFET channel resistance accounts for only a small fraction of the total on-resistance. However, JFETs are typically normally-on devices, which is not a desirable feature for many power system designers.

In this paper, characteristics of 4H-SiC power MOSFETs and JFETs are presented. Both devices are capable of blocking high voltages, in excess of 600 V. On-state characteristics and blocking






Fig. 1. Simplified cross-sections (a) of a 4H-SiC JFET, and (b) of a 4H-SiC DMOSFET.

characteristics are measured for temperatures ranging from room temperature to 300°C. Temperature dependence of the on-resistances and leakage currents, as well as overall performances are being compared for the two device types.

### Device Structures

Figure 1 shows the simplified cross-sections of a 4H-SiC power JFET and a 4H-SiC DMOSFET. The two structures look very similar because both are based on implanted p-wells. The difference between the two structures is in the formation of lateral channels. In the 4H-SiC JFET, an n-type epilayer is grown on the p-wells to form the lateral channel regions, whereas in the 4H-SiC DMOSFETs, MOS inversion channel layers on the p-wells are utilized instead.

The 4H-SiC JFET is turned on when the top gate is shorted to the source. Electrons flow from the source contact into the n+ source regions, then flow laterally through the lateral JFET channel. The electrons then flow through vertical JFET regions, which are formed by two adjacent p-well regions, through the lightly doped drift layer, and then finally, to the drain contact. The thickness of the lateral JFET channel is defined by the thickness of the n-epilayer and the widths of depletion regions formed by the n-channel and p-well (bottom), and the n-channel and top p+ gate (top). To turn the device off, a negative voltage is applied to the top gate (with respect to the source) and the depletion expands. The device is completely off when the top depletion region touches the bottom depletion, pinching-off the n-channel layer. The 4H-SiC DMOSFET operates in a similar way. The device is turned on when a positive gate bias (greater than the threshold voltage) is applied, and an inversion layer forms under the gate oxide. The device is turned off when the gate bias falls below the threshold voltage, at which the inversion channel disappears.

### Device Characteristics

Figure 2 shows the room temperature I-V characteristics of a 4H-SiC JFET. The active area of the device was 0.0465 cm<sup>2</sup>. An epilayer with a doping concentration of 5x10<sup>15</sup>cm<sup>-3</sup> and a thickness of 12 μm was used as drift layer, and a cell pitch of 24 μm was used. With a  $V_{GS}$  of 0 V, a specific on-resistance ( $R_{on,sp}$ ) of 10 mΩ-cm<sup>2</sup>, and an on-current of 10 A (=215 A/cm<sup>2</sup>) were measured at a forward drop of 2.25 V. The device was able to block 1.8 kV with -33 V on the gate. The theoretical parallel plate E-field of the drift epilayer at this voltage is calculated to be 2.1 MV/cm. Fig. 3 shows the  $R_{on,sp}$ , measured at a  $V_{DS}$  of 0.2 V and a  $V_{GS}$  of 0 V, as a function of temperature. The  $R_{on,sp}$  increased by a factor of 5 to 50 mΩ-cm<sup>2</sup> at 300°C. This is due to increase in drift layer






Fig. 3. On-state and blocking characteristics of a  $0.0465 \text{ cm}^2$  4H-SiC JFET.




Fig. 4.  $R_{on,sp}$  of the  $0.0465 \text{ cm}^2$  4H-SiC JFET as a function of temperature.

resistance caused by a decrease in bulk electron mobility [1], and a factor of 10 increase in  $R_{on,sp}$  is in good agreement with previously published data on carrier mobility in 4H-SiC [2].

Figure 4 shows the room temperature I-V characteristics of a 4H-SiC DMOSFET. The active area of the device was  $0.0276 \text{ cm}^2$ . An epilayer with a doping concentration of  $6 \times 10^{15} \text{ cm}^{-3}$  and a thickness of  $12 \text{ }\mu\text{m}$  was used as drift layer, which is very close to that used for the JFETs. To compensate for a low MOS channel mobility, a high density design was used for the 4H-SiC DMOSFETs, which resulted in a much tighter cell pitch of  $13.5 \text{ }\mu\text{m}$ . A  $R_{on,sp}$  of  $11 \text{ m}\Omega\text{-cm}^2$  was measured with a  $V_{DS}$  of  $1 \text{ V}$  and a  $V_{GS}$  of  $15 \text{ V}$ , which corresponds to a gate oxide E-field of  $3.0 \text{ MV/cm}$ . An on-current of  $5 \text{ A}$  ( $=181 \text{ A/cm}^2$ ), was observed at a  $V_{DS}$  of  $1.9 \text{ V}$ . The device showed stable avalanche characteristics at a  $V_{DS}$  of  $2 \text{ kV}$  with a  $V_{GS}$  of  $0 \text{ V}$ . Fig. 6 shows the  $R_{on,sp}$  of the 4H-SiC DMOSFET as a function of temperature. The  $R_{on,sp}$  increased by a factor of 2, to  $20 \text{ m}\Omega\text{-cm}^2$  at  $300^\circ\text{C}$ . The MOS channel resistance in the 4H-SiC DMOSFET, with a fixed gate bias ( $V_{GS} = 15 \text{ V}$ ), decreases at elevated temperatures because of the negative shifts in threshold voltage and the increases in MOS channel mobility [3]. The decrease in the MOS channel resistance cancels out the increase in drift layer resistance. As a result, 4H-SiC DMOSFETs can exhibit temperature insensitive  $R_{on,sp}$ . It should also be noticed that the  $R_{on,sp}$  of the 4H-SiC DMOSFET is much lower than that of the 4H-SiC JFET at  $300^\circ\text{C}$ . This is due to the tighter cell pitch of the DMOSFET, which also reduces the vertical JFET resistance and spreading resistance of the structure [4].

Figure 6(a) shows the leakage current of the 4H-SiC JFET in the off-state for temperatures ranging from room temperature to  $300^\circ\text{C}$ . A  $V_{GS}$  of  $-33 \text{ V}$  was used for the measurements. The drain voltage was limited to  $600 \text{ V}$  due to limitation in the package. For temperatures up to  $250^\circ\text{C}$ , the leakage current at  $600 \text{ V}$  remained at around  $0.1 \text{ }\mu\text{A}$ , which increased to approximately  $1.5 \text{ }\mu\text{A}$ , which corresponds to a current density of approximately  $32 \text{ }\mu\text{A/cm}^2$ , at  $300^\circ\text{C}$ . This suggests that




Fig. 5. On-state and blocking characteristics of a  $0.0276 \text{ cm}^2$  4H-SiC DMOSFET.




Fig. 6.  $R_{on,sp}$  of the  $0.0276 \text{ cm}^2$  4H-SiC DMOSFET as a function of temperature.






Fig. 7. Blocking characteristics of (a) the 4H-SiC JFET and (b) the 4H-SiC DMOSFET. A maximum drain bias of 600 V was used, and a  $V_{GS}$  of -33 V was used for the JFET and a  $V_{GS}$  of 0 V was used for the DMOSFET.

the JFET can be safely operated at temperatures up to 300°C. Fig. 6(b) shows the off-state characteristics of the 4H-SiC DMOSFET. A  $V_{GS}$  of 0 V was used for the measurement. The DMOSFET leakage current was comparable to that of the JFET at low temperatures, a significantly higher leakage current was observed for temperatures above 200°C. This result suggests that although the 4H-SiC DMOSFET can provide acceptable performances, 4H-SiC JFETs are preferred devices for high temperature applications.

### Summary

SiC devices are capable of high temperature operation due to the very wide bandgap and low leakage current in the reverse biased pn junctions. Two types of power switching devices – JFETs and DMOSFETs – were presented in this paper. The 4H-SiC JFET demonstrated excellent high temperature characteristics, and showed very stable operations for temperatures up to 300°C. 4H-SiC DMOSFET showed a temperature insensitive on-resistance, which makes the device very attractive for switch mode power supply applications, and demonstrated its capability to operate at 300°C. However, the increased leakage current of the 4H-SiC DMOSFETs indicates that the 4H-SiC JFETs are the preferred devices for high temperature applications. With use of suitable circuit topology and further development of fabrication technology, these two devices can enable high performance, high temperature power electronic applications which are not possible with devices in conventional semiconductor materials.

### Acknowledgements

This work is supported by AFRL contract # F33615-01-C-2188 and AFRL TIA # FA8650-04-2-2410, monitored by Dr. J. Scofield.

### References

- [1] J. Scofield et al., presented at MRS spring meeting, April 17 - 21, 2006, San Francisco, CA.
- [2] W. J. Schaffer et al., *Mat. Res. Soc. Symp. Proc. Vol. 339 (1994)*, pp. 595 – 600.
- [3] S. Ryu et al., presented at HiTEC, May 15 - 18, 2006, Santa Fe, NM.
- [4] A. Agarwal et al., *Silicon Carbide, Recent Major Advances*, Springer-Verlag Berlin Heidelberg 2004, Germany, p. 785.